Docket No.: 57454-138

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Yasuhiko TSUKIKAWA

Serial No.: 09/877,027

Filed: June 11, 2001

Trica. Julie 11, 2001

For:

Group Art Unit: 2816

Examiner: Linh M. NGUYEN

CONFIGURATION FOR GENERATING A CLOCK INCLUDING A DELAY CIRCUIT

AND METHOD THEREOF

SUPPLEMENTAL AMENDMENT

Assistant Commissioner for Patents Washington, DC 20231

Sir:

The following amendment and remarks are supplemental to the response filed on January 21, 2003. Please amend the application as follows.

IN THE CLAIMS

Please amend claims 4 and 11 as follows:

4. (Three Times Amended) A semiconductor device comprising a delay locked loop

including:

an input buffer receiving an external clock and outputting a first internal clock;

a delay circuit delaying said first internal clock to output a second internal clock;

a detestor-detecting which of said first and second clocks is advanced in a phase; and

RECEIVED

MAR 11 2003

CENTER 2800